Datasheet4U Logo Datasheet4U.com

74151 - 1 of 8 Line Data Selector/Multiplexer

General Description

This Data Selector Multiplexer contains full on-chip decoding to select one-of-eight data sources as a result of a unique three-bit binary code at the Select inputs Two complementary outputs provide both inverting and non-inverting buffer operation A Strobe input is provided which when at the high l

Key Features

  • to ensure that select input changes do not cause invalid output transients Features Y Advanced oxide-isolated ion-implanted Schottky TTL process Y Switching performance is guaranteed over full temperature and VCC supply range Y Pin and functional compatible with LS family counterpart Y Improved output transient handling capability Connection Diagram Dual-In-Line Package Function Table Inputs Select Strobe C B A S X X X H L L L L L L H L L H L L L H H L H L L L.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74151 8-INPUT MULTIPLEXER Motorola
74151 8-Input Multiplexer ON Semiconductor
74150 16 INput Multiplexer National
74150 Data Selectors/Multiplexers Fairchild Semiconductor
74152 1-of-8-line Data Selector/Multiplexer Hitachi Semiconductor

Other Datasheets by National Semiconductor (Texas Instruments)

Part Number Description
74150 Data Selectors/Multiplexers
74153 Dual 4-Line to 1-Line Data Selectors/Multiplexers
74154 4-Line to 16-Line Decoders/Demultiplexers
74155 Dual 2-Line to 4-Line Decoders/Demultiplexers
74156 Dual 1-of-4 Decoder / Demultiplexer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DM74ALS151 1 of 8 Line Data Selector Multiplexer August 1995 DM74ALS151 1 of 8 Line Data Selector Multiplexer General Description This Data Selector Multiplexer contains full on-chip decoding to select one-of-eight data sources as a result of a unique three-bit binary code at the Select inputs Two complementary outputs provide both inverting and non-inverting buffer operation A Strobe input is provided which when at the high level disables all data inputs and forces the Y output to the low state and the W output to the high state The Select input buffers incorporate internal overlap features to ensure that select input changes do not cause invalid output transients Features Y Advanced oxide-isolated ion-implanted Schottky TTL process Y Switching performance is guaranteed over full temp