Datasheet4U Logo Datasheet4U.com

54LS256 - Dual 4-Bit Addressable Latch

General Description

The ’LS256 is a dual 4-bit addressable latch with common control inputs these include two Address inputs (A0 A1) an active LOW enable input (E) and an active LOW Clear input (CL) Each latch has a Data input (D) and four outputs (Q0 Q3) When the Enable (E) is HIGH and the Clear input (CL) i

Key Features

  • Y Serial-to-parallel capability Y Output from each storage bit available Y Random (addressable) data entry Y Easily expandable Y Active low common clear Connection Diagram Logic Symbol Dual-In-Line Package TL F 9823.
  • 1 Order Number 54LS256DMQB 54LS256FMQB or DM74LS256N See NS Package Number J16A N16E or W16A VCC e Pin 16 GND e Pin 8 Pin Names A0 A1 Da Db E CL Q0a.
  • Q3a Q0b.
  • Q3b.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
54LS256 DUAL 4-BIT ADDRESSABLE LATCH Motorola
54LS257B QUAD 2-INPUT MULTIPLEXER Motorola
54LS257B QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS Texas Instruments
54LS258B QUAD 2-INPUT MULTIPLEXER Motorola
54LS258B QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS Texas Instruments

Other Datasheets by National Semiconductor (Texas Instruments)

Part Number Description
54LS257A TRI-STATE Quad 2-Data Selectors/Multiplexers
54LS257B Quad 2-Data Selectors/Multiplexers
54LS258A TRI-STATE Quad 2-Data Selectors/Multiplexers
54LS258B Quad 2-Data Selectors/Multiplexers
54LS20 Dual 4-Input NAND Gates

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
54LS256 DM74LS256 Dual 4-Bit Addressable Latch June 1989 54LS256 DM74LS256 Dual 4-Bit Addressable Latch General Description The ’LS256 is a dual 4-bit addressable latch with common control inputs these include two Address inputs (A0 A1) an active LOW enable input (E) and an active LOW Clear input (CL) Each latch has a Data input (D) and four outputs (Q0 – Q3) When the Enable (E) is HIGH and the Clear input (CL) is LOW all outputs (Q0–Q3) are LOW Dual 4-channel demultiplexing occurs when the CL and E are both LOW When CL is HIGH and E is LOW the selected output (Q0 – Q3) determined by the Address inputs follows D When the E goes HIGH the contents of the latch are stored When operating in the addressable latch mode (E e LOW CL e HIGH) changing more than one bit of the Address (A0 A1) cou