Datasheet4U Logo Datasheet4U.com

74LVC1G157 - Single 2-input multiplexer

Description

The 74LVC1G157 is a single 2-input multiplexer which select data from two data inputs (I0 and I1) under control of a common data select input (S).

The state of the common data select input determines the particular register from which the data comes.

Features

  • s Wide supply voltage range from 1.65 V to 5.5 V s High noise immunity s Complies with JEDEC standard: x JESD8-7 (1.65 V to 1.95 V) x JESD8-5 (2.3 V to 2.7 V) x JESD8B/JESD36 (2.7 V to 3.6 V) s ±24 mA output drive (VCC = 3.0 V) s CMOS low power consumption s Latch-up performance exceeds 250 mA s Direct interface with TTL levels s Inputs accept voltages up to 5 V s ESD protection: x HBM JESD22-A114E exceeds 2000 V x MM JESD22-A115-A exceeds 200 V s Multiple package options s Specified from.

📥 Download Datasheet

Datasheet Details

Part number 74LVC1G157
Manufacturer NXP Semiconductors
File Size 111.49 KB
Description Single 2-input multiplexer
Datasheet download datasheet 74LVC1G157 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LVC1G157 Single 2-input multiplexer nexperia
74LVC1G157-Q100 Single 2-input multiplexer nexperia
74LVC1G10 SINGLE 3 INPUT POSITIVE NAND GATE Diodes
74LVC1G10 Single 3-input NAND gate nexperia
74LVC1G10-Q100 Single 3-input NAND gate nexperia

Other Datasheets by NXP Semiconductors

Part Number Description
74LVC1G125 Bus buffer/line driver
74LVC1G175 Single D-type flip-flop
74LVC1G3157 2-channel analog multiplexer/demultiplexer
74LVC1G38 2-input NAND gate
74LVC1G386 3-input EXCLUSIVE-OR gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74LVC1G157 Single 2-input multiplexer Rev. 03 — 12 July 2007 www.DataSheet4U.com Product data sheet 1. General description The 74LVC1G157 is a single 2-input multiplexer which select data from two data inputs (I0 and I1) under control of a common data select input (S). The state of the common data select input determines the particular register from which the data comes. The output (Y) presents the selected data in the true (non-inverted) form. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V applications. This device is fully specified for partial power-down applications using IOFF.