Datasheet4U.com

74AUP2G17 - Low-power dual Schmitt trigger

NXP Semiconductors

📥 Download Datasheet

74AUP2G17 Datasheet Preview — Preview of 74AUP2G17 PDF

datasheet Preview Page 2

datasheet Preview Page 3

Datasheet Details

Part number: 74AUP2G17
Manufacturer: NXP ↗ Semiconductors
File Size: 137.94 KB
Datasheet: 74AUP2G17_NXPSemiconductors.pdf
Description: Low-power dual Schmitt trigger

74AUP2G17 Product details

Description

The 74AUP2G17 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families..

Features

s Wide supply voltage range from 0.8 V to 3.6 V s High noise immunity s Complies with JEDEC standards: x JESD8-12 (0.8 V to 1.3 V) x JESD8-11 (0.9 V to 1.65 V) x JESD8-7 (1.2 V to 1.95 V) x JESD8-5 (1.8 V to 2.7 V) x JESD8-B (2.7 V to 3.6 V) s ESD protection: x HBM JESD22-A114E Class 3A exceeds 5000 V x MM JESD22-A115-A exceeds 200 V x CDM JESD22-C101-C exceeds 1000 V s Low static power consumption; ICC = 0.9 µA (maximum) s Latch-up performance exceeds 100 mA per JESD 78 Class II s Inputs accept.

📁 Related Datasheet

74AUP2G125 - DUAL 3-STATE BUFFER (Diodes)
74AUP2G126 - DUAL 3-STATE BUFFER (Diodes)
74AUP2G132 - Low-power dual 2-input NAND Schmitt trigger (nexperia)
74AUP2G14 - DUAL SCHMITT TRIGGER INVERTERS (Diodes)
74AUP2G157 - Low-power 2-input multiplexer (nexperia)
74AUP2G16 - Low-power dual buffer (nexperia)
74AUP2G00 - Low-power dual 2-input NAND gate (NXP)
74AUP2G00-Q100 - Low-power dual 2-input NAND gate (nexperia)

📌 All Tags

Low-power dual Schmitt trigger NXP Semiconductors

NXP Semiconductors 74AUP2G17-like datasheet

74AUP2G07 - Low-power dual buffer
74AUP2G79 - Low-power dual D-type flip-flop
74AUP2T1326 - Low-power Dual Supply Buffer/line Driver
74AUP1G00 - Low-power 2-input NAND gate
74AUP1G04 - Low-power inverter
74AUP1G06 - Low-power inverter

74AUP2G17 Stock/Price