900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf




NXP Semiconductors Electronic Components Datasheet

PTN1111 Datasheet

1:10 PECL clock distribution device

No Preview Available !

INTEGRATED CIRCUITS
PTN1111
1:10 PECL clock distribution device
Product data
2001 Jun 19
Philips
Semiconductors


NXP Semiconductors Electronic Components Datasheet

PTN1111 Datasheet

1:10 PECL clock distribution device

No Preview Available !

Philips Semiconductors
1:10 PECL clock distribution device
Product data
PTN1111
FEATURES
80 ps part-to-part skew
20 ps output-to-output skew
Differential design
PECL inputs and outputs
VBB reference output voltage available
75 kinput pulldown resistors
Low voltage VCC range of 2.375 V to +3.8 V
High signaling rate capability (above 1 GHz)
Pin and function compatible to MC100EP111, MC100LVEP111
Available in LQFP32 package
PIN CONFIGURATION
VCC 1
CLK_SEL 2
CLK0 3
CLK0 4
VBB 5
CLK1 6
CLK1 7
VEE 8
PTN1111
24 Q3
23 Q3
22 Q4
21 Q4
20 Q5
19 Q5
18 Q6
17 Q6
DESCRIPTION
The PTN1111 is a low-skew, 1:10 PECL clock distribution device.
One selected clock signal out of two selectable inputs is fanned out
to 10 identical, precision time-aligned differential outputs.
The PTN1111 is provided with a VBB reference voltage to allow for
single-ended PECL input and with complementary clock inputs to
allow for differential PECL input.
The main purpose and benefit of the PTN1111 is low skew: between
individual outputs of a single PTN1111 (within-part skew or
output-to-output skew) as well as measured from part-to-part.
Within-part skew is realized by careful attention to internal layout
and design of the PTN1111, whereas part-to-part skew is achieved
by control and monitoring of relevant process parameters.
The PTN1111 can be used for high-performance, high-speed clock
distribution in systems which utilize PECL as the primary signaling
standard. Designers can take advantage of the device’s performance
to distribute clocks across a board or backplane, at an extremely high
degree of time alignment, thereby affording system processors to
achieve maximum utilization of the clock cycle.
LOGIC DIAGRAM
CLK0
CLK0
CLK1
CLK1
0 10
Q0:9
Q0:9
1
ST00011
PIN DESCRIPTION
PIN NUMBER SYMBOL
NAME AND FUNCTION
1 VCC Power supply voltage
2 CLK_SEL Clock select input
3, 4 CLK0, CLK0 Differential PECL clock input pair
5 VBB Voltage reference output
6, 7 CLK1, CLK1 Differential PECL clock input pair
8
9, 16, 25, 32
VEE
VCCO
Ground
Output driver power supply
voltages
10–15, 17–24, Q0:9, Q0:9 Differential PECL output pairs
26–31
CLK_SEL
VBB
ORDERING INFORMATION
TYPE NUMBER
PACKAGE
NAME
PTN1111BD
LQFP32
ST00012
DESCRIPTION
Plastic low profile quad flat package; 32 leads; body 7 x 7 x 1.4 mm
VERSION
SOT358-1
2001 Jun 19
2 853-2262 26560


Part Number PTN1111
Description 1:10 PECL clock distribution device
Maker NXP
Total Page 5 Pages
PDF Download

PTN1111 Datasheet PDF

View PDF for Mobile








Similar Datasheet

1 PTN1111 1:10 PECL clock distribution device
NXP
2 PTN1111BD 1:10 PECL clock distribution device
NXP





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z

Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy