Datasheet4U Logo Datasheet4U.com

PCK2509SL - 50-150 MHz 1:9 SDRAM clock driver

Description

The PCK2509SL is a high-performance, low-skew, low-jitter, phase-locked loop (PLL) clock driver.

It uses a PLL to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal.

It is specifically designed for use with synchronous DRAMs.

Features

  • Phase-Locked Loop Clock distribution for PC100/PC133 SDRAM.

📥 Download Datasheet

Datasheet preview – PCK2509SL

Datasheet Details

Part number PCK2509SL
Manufacturer NXP
File Size 79.62 KB
Description 50-150 MHz 1:9 SDRAM clock driver
Datasheet download datasheet PCK2509SL Datasheet
Additional preview pages of the PCK2509SL datasheet.
Other Datasheets by NXP

Full PDF Text Transcription

Click to expand full text
INTEGRATED CIRCUITS PCK2509SL 50–150 MHz 1:9 SDRAM clock driver Product specification ICL03 — PC Motherboard ICs; Logic Products Group 2000 Dec 01 Philips Semiconductors Philips Semiconductors Product specification 50–150 MHz 1:9 SDRAM clock driver PCK2509SL FEATURES • Phase-Locked Loop Clock distribution for PC100/PC133 SDRAM applications • When outputs are disabled, the PLL and feedback output are adjusted to 50 percent, independent of the duty cycle at CLK. Each bank of outputs can be enabled or disabled separately via the control (1G and 2G) inputs. When the G inputs are high, the outputs switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic–low state.
Published: |