Download PCK2509SA Datasheet PDF
PCK2509SA page 2
Page 2
PCK2509SA page 3
Page 3

PCK2509SA Description

The PCK2509SA is a high-performance, low-skew, low-jitter, phase-locked loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs.