900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf




NXP Semiconductors Electronic Components Datasheet

PCK2011 Datasheet

Direct RAMbus Clock Generator

No Preview Available !

INTEGRATED CIRCUITS
PCK2011
Direct RAMbus Clock Generator
Preliminary specification
1999 Jan 19
Philips
Semiconductors


NXP Semiconductors Electronic Components Datasheet

PCK2011 Datasheet

Direct RAMbus Clock Generator

No Preview Available !

Philips Semiconductors
Direct RambusClock Generator
Preliminary specification
PCK2011
Overview
The Direct Rambus Clock Generator (DRCG) provides the Channel
clock signals for a Direct Rambus memory subsystem. It includes
signals to synchronize the Direct Rambus Channel clock to an
external system clock. Contained in a 24-pin SSOP package, the
DRCG provides an off-the-shelf solution for a broad range of Direct
Rambus memory applications.
Features
High Speed Clock Support
Provides a 400MHz differential clock source for Direct Rambus
memory systems for an 800MHz data transfer rate.
Synchronization Flexibility
The DRCG includes signals to synchronize the clock domains of
the RambusR Channel with an external system or processor
clock.
Power Management Support
The DRCG is able to turn off the Rambus Channel clock to
minimize power for mobile and other power-sensitive applications:
- In the “clock off” mode, the DRCG remains on while the output
is disabled, allowing fast transitions between the clock-off and
clock-on states. This mode could be used in conjunction with
the Nap mode of the RDRAMs and Rambus ASIC Cell (RAC).
- In the “power down” mode, the DRCG is completely powered
down for minimum power dissipation. This mode is used in
conjunction with the power down modes of the RDRAMs and
RAC.
Supports Independent Channel Clocking
The DRCG supports systems that do not require synchronization
of the Rambus clock to another system clock.
Works with Philips PCK2010 to support Intel CK98 Clock
Synthesizer/Driver specification.
PIN CONFIGURATION
VDDLR 1
REFCLK 2
VDDP 3
GNDP 4
GNDl 5
PCLKM 6
SYNCLKN 7
GNDC 8
VDDC 9
VDDIPD 10
STOPB 11
PWRDNB 12
24 S0
23 S1
22 VDDO
21 GNDO
20 CLK
19 N/C
18 CLKB
17 GNDO
16 VDDO
15 MULT0
14 MULT1
13 S2
SW00289
Related Documentation
Direct Rambus RAC Overview
Direct Rambus Memory Controller Guide
Pin-outs
The DRCG is packaged in a 24-pin 150 mil SSOP. The pin
configuration shows the preliminary pin-out. Table 1 describes the
function and connection of each pin.
Example System Clock Configuration
Figure 2 shows the clocking configuration for an example Direct
Rambus subsystem. The configuration shows the interconnection of
the system clock source, the Direct Rambus Clock Generator
(DRCG), and the clock signals of a memory controller ASIC. The
ASIC contains the RAC, the Rambus Memory Controller protocol
engine (RMC), and logic to support synchronizing the Channel clock
with the controller clock. (This diagram represents the differential
clocks as a single Busclk wire.)
ORDERING INFORMATION
PACKAGES
TEMPERATURE RANGE
24-Pin Plastic SSOP
0°C to +70°C
OUTSIDE NORTH AMERICA NORTH AMERICA
PCK2011 DL
PCK2011 DL
DRAWING NUMBER
SOT340-1
1999 Jan 19
2


Part Number PCK2011
Description Direct RAMbus Clock Generator
Maker NXP
PDF Download

PCK2011 Datasheet PDF






Similar Datasheet

1 PCK2010 CK98 100/133MHz Spread Spectrum System Clock Generator
NXP
2 PCK2010R CK98R 100/133MHz RCC spread spectrum system clock generator
NXP
3 PCK2011 Direct RAMbus Clock Generator
NXP
4 PCK2014A CK98 100/133 MHz spread spectrum system clock generator
NXP





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z



Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy