900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf




NXP Semiconductors Electronic Components Datasheet

PCK2000 Datasheet

CK97 66/100MHz System Clock Generator

No Preview Available !

INTEGRATED CIRCUITS
PCK2000
CK97 (66/100MHz) System Clock
Generator
Product specification
1998 Sep 29
Philips
Semiconductors


NXP Semiconductors Electronic Components Datasheet

PCK2000 Datasheet

CK97 66/100MHz System Clock Generator

No Preview Available !

Philips Semiconductors
CK97 (66/100MHz) System Clock Generator
Product specification
PCK2000
FEATURES
Mixed 2.5V and 3.3V operation
Four CPU clocks at 2.5V
Eight synchronous PCI clocks at 3.3V, one free-running
Two 2.5V IOAPIC clocks @ 14.318 MHz
Two 3.3V 48MHz USB clock outputs
Three 3.3V reference clocks @ 14.318 MHz
Reference 14.31818 MHz Xtal oscillator input
100 MHz or 66 MHz operation
Part provides frequencies for Pentium Pro and
Pentium IImotherboards
Power management control input pins
175 ps CPU clock jitter
175 ps skew on outputs
1.5 – 4 ns CPU–PCI delay
Power down if PWRDWN is held LOW
Available in 48-pin SSOP package
See PCK2000M for 28-pin mobile version
DESCRIPTION
The PCK2000 is a clock synthesizer/driver chip for a Pentium Pro or
other similar processors.
The PCK2000 has four CPU clock outputs at 2.5V. There are eight
PCI clock outputs running at 33MHz. One of the PCI clock outputs is
free-running. Additionally, the part has two 3.3V USB clock outputs
at 48MHz, two 2.5V IOAPIC clock outputs at 14.318MHz, and three
3.3V reference clock outputs at 14.318MHz. All clock outputs meet
Intel’s drive strength, rise/fall time, jitter, accuracy, and skew
requirements.
The part possesses dedicated powerdown, CPUSTOP, and
PCISTOP input pins for power management control. These inputs
are synchronized on-chip and ensure glitch-free output transitions.
When the CPUSTOP input is asserted, the CPU clock outputs are
driven LOW. When the PCISTOP input is asserted, the PCI clock
outputs are driven LOW, except for free running PCICLK_F clock
output..
Finally, when the PWRDWN input pin is asserted, the internal
reference oscillator and PLLs are shut down, and all outputs are
driven LOW.
The PCK2000 is available in a 48–pin SSOP package.
PIN CONFIGURATION
REF0 1
REF1 2
VSSREF 3
XTAL_IN 4
XTAL_OUT 5
VSSPCI0 6
PCICLK_F 7
PCICLK1 8
VDDPCI0 9
PCICLK2 10
PCICLK3 11
VSSPCI1 12
PCICLK4 13
PCICLK5 14
VDDPCI1 15
PCICLK6 16
PCICLK7 17
VSSPCI2 18
VDDCORE0 19
VSSCORE0 20
VDD48MHz 21
48MHz0 22
48MHz1 23
VSS48MHz 24
48 VDDREF
47 REF2
46 VDDAPIC
45 IOAPIC0
44 IOAPIC1
43 VSSAPIC
42 RESERVED
41 VDDCPU0
40 CPUCLK0
39 CPUCLK1
38 VSSCPU0
37 VDDCPU1
36 CPUCLK2
35 CPUCLK3
34 VSSCPU1
33 VDDCORE1
32 VSSCORE1
31 PCISTOP
30 CPUSTOP
29 PWRDWN
28 RESERVED
27 SEL0
26 SEL1
25 SEL100/66
SW00237
ORDERING INFORMATION
PACKAGES
TEMPERATURE RANGE OUTSIDE NORTH AMERICA
48-Pin Plastic SSOP
0°C to +70°C
Intel and Pentium are registered trademarks of Intel Corporation.
PCK2000 DL
NORTH AMERICA
PCK2000 DL
DRAWING NUMBER
SOT370-1
1998 Sep 29
2 853-2129 20102


Part Number PCK2000
Description CK97 66/100MHz System Clock Generator
Maker NXP
PDF Download

PCK2000 Datasheet PDF






Similar Datasheet

1 PCK2000 CK97 66/100MHz System Clock Generator
NXP
2 PCK2001 14.318-150 MHz I2C 1:18 Clock Buffer
NXP
3 PCK2002 0-300 MHz I2C 1:18 clock buffer
NXP





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z



Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy