Datasheet4U Logo Datasheet4U.com

PCA9508 - Hot swappable level translating I2C-bus repeater

General Description

The PCA9508 is a CMOS integrated circuit that supports hot-swap with zero offset and provides level shifting between low voltage (down to 0.9 V) and higher voltage (2.7 V to 5.5 V) for I2C-bus or SMBus applications.

Key Features

  • of the I2C-bus system during the level shifts, it also permits extension of the I2C-bus by providing bidirectional buffering for both the data (SDA) and the clock (SCL) lines, thus enabling two buses of 400 pF. Using the PCA9508 enables the system designer to isolate two halves of a bus for both voltage and capacitance, and perform hot-swap and voltage level translation. Furthermore, the dual supply pins can be powered up in any sequence; when any of the supply pins are unpowered, the 5 V tolera.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
PCA9502 8-bit I/O expander NXP Semiconductors
PCA9506 40-bit I2C-bus I/O port NXP Semiconductors
PCA9507 2-wire serial bus extender NXP Semiconductors
PCA9510A Hot swappable I2C-bus and SMBus bus buffer NXP Semiconductors
PCA9511A Hot swappable I2C-bus and SMBus bus buffer NXP Semiconductors

Other Datasheets by NXP Semiconductors

Part Number Description
PCA9500 8-bit I2C and SMBus I/O port
PCA9501 8-bit I2C and SMBus I/O port
PCA9504A Glue chip 4
PCA9505 40-bit I2C-bus I/O port
PCA9509 Level translating I2C-bus/SMBus repeater

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
PCA9508 Hot swappable level translating I2C-bus repeater Rev. 01 — 28 April 2008 Product data sheet 1. General description The PCA9508 is a CMOS integrated circuit that supports hot-swap with zero offset and provides level shifting between low voltage (down to 0.9 V) and higher voltage (2.7 V to 5.5 V) for I2C-bus or SMBus applications. While retaining all the operating modes and features of the I2C-bus system during the level shifts, it also permits extension of the I2C-bus by providing bidirectional buffering for both the data (SDA) and the clock (SCL) lines, thus enabling two buses of 400 pF. Using the PCA9508 enables the system designer to isolate two halves of a bus for both voltage and capacitance, and perform hot-swap and voltage level translation.