* 1 × 160 MHz Power Architecture® e200z4 Dual issue, 32-bit CPU
  – Single precision floating point operations
  – 8 KB instruction cache .

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts