(Sheet 1 of 3) Features Two Cortex®-A55 processors operating up to 1.7 GHz
* 32 KB L1 Instruction Cache
* 32 KB L1 Data Cache
* 64 KB per-core L2 cache
* .

1.1. Ordering information . . . . . . . . . . . . . . . . . . . . . . . 4 2. Block diagram . . . . . . . . . . . . . ..

MIMX9311CVWXMAA

MIMX9311CVXXMAB

MIMX9311DVWXMAA

MIMX9311DVXXMAB

MIMX9312CVWXMAA

MIMX9312CVXXMAB

MIMX9312DVWXMAA

MIMX9312DVXXMAB

MIMX9312XVXXMAB

MIMX9301CVUXDAA

MIMX9301CVVXDAB

MIMX9301DVUXDAA

MIMX9301DVVXDAB

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts