Datasheet4U Logo Datasheet4U.com

LPC1822 - 32-bit ARM Cortex-M3 MCU

Download the LPC1822 datasheet PDF. This datasheet also covers the LPC181x variant, as both devices belong to the same 32-bit arm cortex-m3 mcu family and are provided as variant models within a single manufacturer datasheet.

Description

The LPC185x/3x/2x/1x are ARM Cortex-M3 based microcontrollers for embedded applications.

Features

  • Processor core.
  • ARM Cortex-M3 processor (version r2p1), running at CPU frequencies of up to 180 MHz.
  • ARM Cortex-M3 built-in Memory Protection Unit (MPU) supporting eight regions.
  • ARM Cortex-M3 built-in Nested Vectored Interrupt Controller (NVIC).
  • Non-maskable Interrupt (NMI) input.
  • JTAG and Serial Wire Debug, serial trace, eight breakpoints, and four watch points.
  • Enhanced Trace Module (ETM) and Enhanced Trace Buffer (ETB) support.
  • System tick timer.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (LPC181x_NXP.pdf) that lists specifications for multiple related part numbers.

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
LPC185x/3x/2x/1x 32-bit ARM Cortex-M3 MCU; up to 1 MB flash and 136 kB SRAM; Ethernet, two High-speed USB, LCD, EMC Rev. 5.3 — 10 January 2020 Product data sheet 1. General description The LPC185x/3x/2x/1x are ARM Cortex-M3 based microcontrollers for embedded applications. The ARM Cortex-M3 is a next generation core that offers system enhancements such as low power consumption, enhanced debug features, and a high level of support block integration. The LPC185x/3x/2x/1x operate at CPU frequencies of up to 180 MHz. The ARM Cortex-M3 CPU incorporates a 3-stage pipeline and uses a Harvard architecture with separate local instruction and data buses as well as a third bus for peripherals. The ARM Cortex-M3 CPU also includes an internal prefetch unit that supports speculative branching.
Published: |