Datasheet4U Logo Datasheet4U.com

74LVT573 - 3.3V Octal D-type transparent latch

Description

The 74LVT573 is a high-performance BiCMOS product designed for VCC operation at 3.3 V.

This device is an octal transparent latch coupled to eight 3-state output buffers.

The two sections of the device are controlled independently by Latch Enable (LE) and Output Enable (OE) control gates.

📥 Download Datasheet

📁 Similar Datasheet

  • 74LVT573 - Low Voltage Octal Transparent Latch (Fairchild Semiconductor)
  • 74LVT573 - 3.3V octal D-type transparent latch (nexperia)
  • 74LVT574 - Low Voltage Octal D-Type Flip-Flop (Fairchild Semiconductor)
  • 74LVT02 - 3.3V Quad 2-input NOR gate (nexperia)
  • 74LVT04 - Hex inverter (nexperia)
  • 74LVT04-Q100 - Hex inverter (nexperia)
  • 74LVT08 - 3.3V Quad 2-input AND gate (nexperia)
  • 74LVT125 - 3.3V quad buffer (nexperia)
  • 74LVT126 - quad buffer (nexperia)
  • 74LVT14 - 3.3V hex inverter Schmitt trigger (nexperia)
Other Datasheets by NXP
  • 74LVT574 - 3.3V Octal D-type flip-flop
  • 74LVT534 - 3.3V Octal D-type flip-flop inverting
  • 74LVT543 - 3.3V Octal latched transceiver
  • 74LVT00 - 3.3V Quad 2-input NAND gate
  • 74LVT02 - 3.3V Quad 2-input NOR gate
  • 74LVT04 - 3.3V Hex inverter
  • 74LVT08 - 3.3V Quad 2-input AND gate
  • 74LVT10 - 3.3V Triple 3-input NAND gate

Full PDF Text Transcription

Click to expand full text
74LVT573 3.3 V octal D-type transparent latch; 3-state Rev. 8 — 22 November 2011 Product data sheet 1. General description The 74LVT573 is a high-performance BiCMOS product designed for VCC operation at 3.3 V. This device is an octal transparent latch coupled to eight 3-state output buffers. The two sections of the device are controlled independently by Latch Enable (LE) and Output Enable (OE) control gates. The 74LVT573 has a broadside pinout configuration to facilitate PC board layout and allow easy interface with microprocessors. The data on the Dn inputs are transferred to the latch outputs when the Latch Enable (LE) input is High.
Published: |