Datasheet4U Logo Datasheet4U.com

74HC193 - Presettable synchronous 4-bit binary up/down counter

General Description

The 74HC193; 74HCT193 is a 4-bit synchronous binary up/down counter.

Separate up/down clocks, CPU and CPD respectively, simplify operation.

The outputs change state synchronously with the LOW-to-HIGH transition of either clock input.

Key Features

  • Input levels:.
  • For 74HC193: CMOS level.
  • For 74HCT193: TTL level.
  • Synchronous reversible 4-bit binary counting.
  • Asynchronous parallel load.
  • Asynchronous reset.
  • Expandable without external logic.
  • Complies with JEDEC standard no. 7A.
  • ESD protection:.
  • HBM JESD22-A114F exceeds 2000 V.
  • MM JESD22-A115-A exceeds 200 V. NXP Semiconductors 74HC193; 74HCT193 Presettable synchronous 4-bit binary up/down counter.
  • Multiple package options.
  • S.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74HC193 4-BIT SYNCHRONOUS UP/DOWN COUNTERS Texas Instruments
74HC193 Presettable synchronous 4-bit binary up/down counter nexperia
74HC193-Q100 Presettable synchronous 4-bit binary up/down counter nexperia
74HC193D Presettable synchronous 4-bit binary up/down counter nexperia
74HC190 4-BIT SYNCHRONOUS UP/DOWN COUNTERS STMicroelectronics

Other Datasheets by NXP Semiconductors

Part Number Description
74HC191 Presettable synchronous 4-bit binary up/down counter
74HC11 Triple 3-input AND gate
74HC123 Dual retriggerable monostable multivibrator
74HC123-Q100 Dual retriggerable monostable multivibrator
74HC125 Quad buffer/line driver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74HC193; 74HCT193 Presettable synchronous 4-bit binary up/down counter Rev. 5 — 29 January 2016 Product data sheet 1. General description The 74HC193; 74HCT193 is a 4-bit synchronous binary up/down counter. Separate up/down clocks, CPU and CPD respectively, simplify operation. The outputs change state synchronously with the LOW-to-HIGH transition of either clock input. If the CPU clock is pulsed while CPD is held HIGH, the device will count up. If the CPD clock is pulsed while CPU is held HIGH, the device will count down. Only one clock input can be held HIGH at any time to guarantee predictable behavior. The device can be cleared at any time by the asynchronous master reset input (MR); it may also be loaded in parallel by activating the asynchronous parallel load input (PL).