Datasheet4U Logo Datasheet4U.com

74ABT823 - 9-bit D-type flip-flop

Description

The 74ABT823 Bus interface Register is designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider data/address paths of buses carrying parity.

Features

  • High speed parallel registers with positive edge-triggered D-type flip-flops.
  • Ideal where high speed, light loading, or increased fan-in are required with MOS microprocessors.
  • Output capability: +64mA/.
  • 32mA.
  • Latch-up protection exceeds 500mA per Jedec Std 17.
  • ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model.
  • Power-up 3-State.
  • Power-up Reset.

📥 Download Datasheet

Datasheet preview – 74ABT823

Datasheet Details

Part number 74ABT823
Manufacturer NXP
File Size 69.99 KB
Description 9-bit D-type flip-flop
Datasheet download datasheet 74ABT823 Datasheet
Additional preview pages of the 74ABT823 datasheet.

📁 Similar Datasheet

  • 74ABT899 - 9-Bit Latchable Transceiver (Fairchild Semiconductor)
  • 74ABT00 - Quad 2-input NAND gate (Philips)
  • 74ABT00 - Quad 2-input NAND gate (nexperia)
  • 74ABT04 - Hex inverter (Philips)
  • 74ABT04 - Hex inverter (nexperia)
  • 74ABT04D - Hex inverter (nexperia)
  • 74ABT08 - Quad 2-input AND gate (Philips)
  • 74ABT08 - Quad 2-input AND gate (nexperia)
  • 74ABT08D - Quad 2-input AND gate (nexperia)
  • 74ABT125 - Quad Buffer (Fairchild Semiconductor)
Other Datasheets by NXP

Full PDF Text Transcription

Click to expand full text
Philips Semiconductors 9-bit D-type flip-flop with reset and enable (3-State) Product specification 74ABT823 FEATURES • High speed parallel registers with positive edge-triggered D-type flip-flops • Ideal where high speed, light loading, or increased fan-in are required with MOS microprocessors • Output capability: +64mA/–32mA • Latch-up protection exceeds 500mA per Jedec Std 17 • ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model • Power-up 3-State • Power-up Reset DESCRIPTION The 74ABT823 Bus interface Register is designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider data/address paths of buses carrying parity.
Published: |