Datasheet4U Logo Datasheet4U.com

74ABT16899 - 18-bit latched transceiver

General Description

The 74ABT/H16899 has three principal modes of operation which are outlined below.

All modes apply to both the A-to-B and B-to-A directions.

Key Features

  • Symmetrical (A and B bus functions are identical).
  • Selectable generate parity or ”feed-through” parity for A-to-B and B-to-A directions Parity error checking of the A and B bus latches is continuously provided with ERRA and ERRB, even with both buses in 3-State. The 74ABT/H16899 features independent latch enables for the A and B bus latches, a select pin for ODD/EVEN parity, and separate error signal output pins for checking parity.
  • Independent transparent latches.

📥 Download Datasheet

Full PDF Text Transcription for 74ABT16899 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for 74ABT16899. For precise diagrams, and layout, please refer to the original PDF.

INTEGRATED CIRCUITS 74ABT16899 74ABTH16899 18-bit latched transceiver with 16-bit parity generator/checker (3-State) Product specification Supersedes data of 1997 Mar 28 ...

View more extracted text
hecker (3-State) Product specification Supersedes data of 1997 Mar 28 IC23 Data Handbook 1998 Feb 25 Philips Semiconductors Philips Semiconductors Product specification 18-bit latched transceiver with 16-bit parity generator/checker (3-State) 74ABT16899 74ABTH16899 FEATURES • Symmetrical (A and B bus functions are identical) • Selectable generate parity or ”feed-through” parity for A-to-B and B-to-A directions Parity error checking of the A and B bus latches is continuously provided with ERRA and ERRB, even with both buses in 3-State.