Datasheet4U Logo Datasheet4U.com

74ABT16899 - 18-bit latched transceiver

Description

The 74ABT/H16899 has three principal modes of operation which are outlined below.

All modes apply to both the A-to-B and B-to-A directions.

Features

  • Symmetrical (A and B bus functions are identical).
  • Selectable generate parity or ”feed-through” parity for A-to-B and B-to-A directions Parity error checking of the A and B bus latches is continuously provided with ERRA and ERRB, even with both buses in 3-State. The 74ABT/H16899 features independent latch enables for the A and B bus latches, a select pin for ODD/EVEN parity, and separate error signal output pins for checking parity.
  • Independent transparent latches.

📥 Download Datasheet

Datasheet preview – 74ABT16899

Datasheet Details

Part number 74ABT16899
Manufacturer NXP
File Size 105.46 KB
Description 18-bit latched transceiver
Datasheet download datasheet 74ABT16899 Datasheet
Additional preview pages of the 74ABT16899 datasheet.
Other Datasheets by NXP

Full PDF Text Transcription

Click to expand full text
INTEGRATED CIRCUITS 74ABT16899 74ABTH16899 18-bit latched transceiver with 16-bit parity generator/checker (3-State) Product specification Supersedes data of 1997 Mar 28 IC23 Data Handbook 1998 Feb 25 Philips Semiconductors Philips Semiconductors Product specification 18-bit latched transceiver with 16-bit parity generator/checker (3-State) 74ABT16899 74ABTH16899 FEATURES • Symmetrical (A and B bus functions are identical) • Selectable generate parity or ”feed-through” parity for A-to-B and B-to-A directions Parity error checking of the A and B bus latches is continuously provided with ERRA and ERRB, even with both buses in 3-State.
Published: |