Datasheet4U Logo Datasheet4U.com

S7I643682M - 2Mx36 & 4Mx18 DDRII CIO BL2 SRAM

Datasheet Summary

Description

The S7I643682M and S7I641882M are 75,497,472-bits DDR Common I/O Synchronous Pipelined Burst SRAMs.

They are organized as 2,097,152 words by 36bits for S7I643682M and 4,194,304 words by 18 bits for S7I641882M.

Features

  • 1.8V+0.1V/-0.1V Power Supply.
  • DLL circuitry for wide output data valid window and future fre- quency scaling.
  • I/O Supply Voltage 1.5V+0.1V/-0.1V for 1.5V I/O, 1.8V+0.1V/-0.1V for 1.8V I/O.
  • Pipelined, double-data rate operation.
  • Common data input/output bus.
  • HSTL I/O.
  • Full data coherency, providing most current data.
  • Synchronous pipeline read with self timed late write.
  • Registered address, control and data in.

📥 Download Datasheet

Datasheet preview – S7I643682M

Datasheet Details

Part number S7I643682M
Manufacturer NETSOL
File Size 396.28 KB
Description 2Mx36 & 4Mx18 DDRII CIO BL2 SRAM
Datasheet download datasheet S7I643682M Datasheet
Additional preview pages of the S7I643682M datasheet.

📁 Similar Datasheet

Other Datasheets by NETSOL

Full PDF Text Transcription

Click to expand full text
SSSS7777II66II6644441331866888882222MMMM 22MMxx3366 && 44MMxx1188 DDDDRRIIII CCIIOO BBLL22 SSRRAAMM 72Mb DDRII CIO BL2 SRAM Specification 165FBGA with Pb & Pb Free (ROHS Compliant) NETSOL RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE. Products and specifications discussed herein are for reference purposes only. All information discussed herein is provided on an "AS IS" basis, without warranties of any kind. This document and all information discussed herein remain the sole and exclusive property of NETSOL. No license of any patent, copyright, mask work, trademark or any other intellectual property right is granted by one party to the other party under this document, by implication, estoppel or otherwise.
Published: |