Datasheet4U Logo Datasheet4U.com

SN54LS74A - DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN54LS74A Dual D-Type Positive-Edge Triggered Flip-Flops Texas Instruments
SN54LS748 10-LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS Motorola
SN54LS73A DUAL J-K FLIP-FLOPS Texas Instruments
SN54LS75 4-BIT BISTABLE LATCHE Texas Instruments
SN54LS76A DUAL J-K FLIP-FLOPS Texas Instruments

Other Datasheets by Motorola Semiconductor (now NXP Semiconductors)

Part Number Description
SN54LS73A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
SN54LS75 4-BIT D LATCH
SN54LS76A DUAL JK FLIP-FLOP WITH SET AND CLEAR
SN54LS77 4-BIT D LATCH LOW POWER SCHOTTKY
SN54LS795 TRI-STATE OCTAL BUFFERS

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
SN54/74LS74A DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP The SN54 / 74LS74A dual edge-triggered flip-flop utilizes Schottky TTL circuitry to produce high speed D-type flip-flops. Each flip-flop has individual clear and set inputs, and also complementary Q and Q outputs. Information at input D is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the HIGH or the LOW level, the D input signal has no effect.