Datasheet4U Logo Datasheet4U.com

SN74LS73A Datasheet - Motorola

SN74LS73A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The SN54LS / 74LS73A offers individual J, K, clear, and clock inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up times are observed. Input data is transferred to the outputs on the negative-going edge of t.

SN74LS73A Datasheet (73.83 KB)

Preview of SN74LS73A PDF
SN74LS73A Datasheet Preview Page 2 SN74LS73A Datasheet Preview Page 3

Datasheet Details

Part number:

SN74LS73A

Manufacturer:

Motorola

File Size:

73.83 KB

Description:

Dual jk negative edge-triggered flip-flop.

📁 Related Datasheet

SN74LS73A DUAL J-K FLIP-FLOPS (Texas Instruments)

SN74LS724 Voltage Controlled Oscillator (Motorola Semiconductor)

SN74LS748 10-LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS (Motorola)

SN74LS74A Dual D-Type Positive Edge-Triggered Flip-Flop (ON Semiconductor)

SN74LS74A DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)

SN74LS74A Dual D-Type Positive-Edge Triggered Flip-Flops (Texas Instruments)

SN74LS75 4-BIT D LATCH LOW POWER SCHOTTKY (Motorola)

SN74LS75 4-BIT BISTABLE LATCHE (Texas Instruments)

TAGS

SN74LS73A DUAL NEGATIVE EDGE-TRIGGERED FLIP-FLOP Motorola

SN74LS73A Distributor