Datasheet4U Logo Datasheet4U.com

SN74LS256 - DUAL 4-BIT ADDRESSABLE LATCH

Download the SN74LS256 datasheet PDF. This datasheet also covers the SN74LS256D variant, as both devices belong to the same dual 4-bit addressable latch family and are provided as variant models within a single manufacturer datasheet.

Key Features

  • jury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (SN74LS256D_MotorolaInc.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
SN74LS251 8-Input Multiplexer ON Semiconductor
SN74LS251 Data Selectors/Multiplexers Texas Instruments
SN74LS253 Dual 4-Input Multiplexer ON Semiconductor
SN74LS253 Dual 4-Line To 1-Line Data Selectors/Multiplexers Texas Instruments
SN74LS257B QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS Texas Instruments

Other Datasheets by Motorola Semiconductor (now NXP Semiconductors)

Part Number Description
SN74LS251 8-INPUT MULTIPLEXER
SN74LS253 DUAL 4-INPUT MULTIPLEXER
SN74LS257B QUAD 2-INPUT MULTIPLEXER
SN74LS258B QUAD 2-INPUT MULTIPLEXER
SN74LS259 8-BIT ADDRESSABLE LATCH

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DUAL 4-BIT ADDRESSABLE LATCH The SN54/74LS256 is a Dual 4-Bit Addressable Latch with common control inputs; these include two Address inputs (A0, A1), an active LOW Enable input (E) and an active LOW Clear input (CL). Each latch has a Data input (D) and four outputs (Q0 – Q3). When the Enable (E) is HIGH and the Clear input (CL) is LOW, all outputs (Q0 – Q3) are LOW. Dual 4-channel demultiplexing occurs when the (CL) and E are both LOW. When CL is HIGH and E is LOW, the selected output (Q0 – Q3), determined by the Address inputs, follows D. When the E goes HIGH, the contents of the latch are stored. When operating in the addressable latch mode (E = LOW, CL = HIGH), changing more than one bit of the Address (A0, A1) could impose a transient wrong address.