S12DTB128PIMV2D - MC9S12DT128 Device User Guide V02.09
Motorola Semiconductor (now NXP Semiconductors)
Download the S12DTB128PIMV2D datasheet PDF.
This datasheet also covers the S12 variant, as both devices belong to the same mc9s12dt128 device user guide v02.09 family and are provided as variant models within a single manufacturer datasheet.
General Description
Initial version (parent doc v2.03 dug for dp256).
Key Features
Corrected KWP5 pin name in Fig 2-1 112LQFP pin assignments Corrected pull resistor CTRL/reset states for PE7 and PE4-PE0 in Table 2.1 “Signal Properties” Mentioned “S12LRAE” bootloader in Flash section 17 Corrected footnote on clamp of TEST pin under Table A-1 “Absolute Maximum Ratings” Corrected minimum bus frequency to 0.25MHz in Table A-4 “Operating Conditions” Replaced “burst programming” by “row programming” in A.3 “NVM, Flash and EEPROM” Corrected blank check time for EEPROM in Table A-11.
Full PDF Text Transcription for S12DTB128PIMV2D (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
S12DTB128PIMV2D. For precise diagrams, and layout, please refer to the original PDF.
DOCUMENT NUMBER 9S12DT128DGV2/D MC9S12DT128 Device User Guide V02.09 Covers also MC9S12DT128E, MC9S12DG128E, MC9S12DJ128E, MC9S12DG128, MC9S12DJ128, MC9S12DB128 Original ...
View more extracted text
2DG128E, MC9S12DJ128E, MC9S12DG128, MC9S12DJ128, MC9S12DB128 Original Release Date: 18 June 2001 Revised: 15 October 2003 Motorola, Inc Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.
More Datasheets from Motorola Semiconductor (now NXP Semiconductors)
S12DTB128PIMV2D Datasheet
