*
*
*
*
*
*
*
*
*
*
*
*
*
*
* 1:8 outputs LVCMOS zero-delay buffer Zero input-output propagation delay, adjust.

The MPC962308 uses an internal PLL and an external feedback path to lock its low-skew clock output phase to the referen.

The MPC962308 has two banks of four outputs each which can be controlled by the select inputs as shown in Table 1. Select Input Decoding. Bank B can be tristated if all of the outputs are not required. The select inputs also allow the input clock to .

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts