Datasheet4U Logo Datasheet4U.com

MPC9108 - MULTIPLE OUTPUT CLOCK SYNTHESIZER

General Description

Pin Name XTALIN VDD GND CLK1 CLK2 CLK3 CLK_LOCK XTALOUT Pin Number 1 2 3 4 5 6 7 8 I/O I O O O O O Function 20MHz Crystal Connection, External Reference Point +5V Power Supply Ground 20MHz Output, Buffer Xtal Output 50MHz Output, PLL Controlled 40MHz Output, PLL Controlled HIGH

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MPC9109 Low Voltage 1:18 Clock Distribution Chip Integrated Device Technology
MPC9230 800MHz Low Voltage PECL Clock Synthesizer IDT
MPC9239 900 MHz Low Voltage LVPECL Clock Synthesizer Freescale Semiconductor
MPC92432 1360 MHz Dual Output LVPECL Clock Synthesizer IDT
MPC92433 1428 MHz Dual Output LVPECL Clock Synthesizer Freescale Semiconductor

Other Datasheets by Motorola Semiconductor (now NXP Semiconductors)

Part Number Description
MPC9100 DUAL PLL CLOCK GENERATOR
MPC9109 LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP
MPC911 LOW-VOLTAGE 1:9 DIFFERENTIAL ECL/HSTL TO HSTL CLOCK DRIVER
MPC9120 1:10 LVCMOS FANOUT BUFFER
MPC9140 1:18 LVCMOS FANOUT BUFFER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MOTOROLA SEMICONDUCTOR TECHNICAL DATA Advance Information Multiple Output Clock Synthesizer The MPC9108 is a multiple CMOS output clock synthesizer targeted for disk drive applications. The device interfaces to a 20MHz crystal as its frequency source. From this source the device provides a buffered copy of the 20MHz clock as well as synthesized 40MHz and 50MHz output clocks. MPC9108 • Fully Integrated PLL www.DataSheet4U.com • Fully Integrated Crystal Oscillator MULTIPLE OUTPUT CLOCK SYNTHESIZER • Low cost, low jitter design • Low cost 8–lead SOIC packaging In addition to the output clock frequencies, the MPC9108 also offers a lock indicator output. When the internal PLL achieves phase and frequency lock the CLK_LOCK signal will go HIGH.