Datasheet4U Logo Datasheet4U.com

MC74ACT652 - OCTAL TRANSCEIVER/REGISTER

Download the MC74ACT652 datasheet PDF. This datasheet also covers the MC74AC652 variant, as both devices belong to the same octal transceiver/register family and are provided as variant models within a single manufacturer datasheet.

Key Features

  • .5 13.5 13.0 13.0 14.0 14.0 13.5 13.5 14.5 15.0 ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns Unit.
  • Voltage Range 3.3 V is 3.3 V ±0.3 V. Voltage Range 5.0 V is 5.0 V ±0.5 V.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (MC74AC652_Motorola.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
MC74ACT652 Octal Transceiver/Register ON Semiconductor
MC74ACT640 Octal 3-State Inverting Transciever ON Semiconductor
MC74ACT646 Octal Transceiver/Register ON Semiconductor
MC74ACT00 Quad 2-Input NAND Gate ON Semiconductor
MC74ACT02 Quad 2-Input NOR Gate ON Semiconductor

Other Datasheets by Motorola Semiconductor (now NXP Semiconductors)

Part Number Description
MC74ACT620 OCTAL BIDIRECTIONAL TRANSCEIVER
MC74ACT623 OCTAL BIDIRECTIONAL TRANSCEIVER
MC74ACT640 OCTAL BIDIRECTIONAL TRANSCEIVER
MC74ACT643 OCTAL BIDIRECTIONAL TRANSCEIVER
MC74ACT646 OCTAL TRANSCEIVER/REGISTER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com MC74AC652 Octal Transceiver/Register With 3ĆState Outputs (NonĆInverting) The MC74AC/ACT652 consists of registered bus transceiver circuits, with outputs, D-type flip-flops and control circuitry providing multiplexed transmission of data directly from the input bus or from the internal storage registers. Data on the A or B bus will be loaded into the respective registers on the LOW-to-HIGH transition of the appropriate clock pin (CAB or CBA). The four fundamental data handling functions available are illustrated in Figures 1 to 4.