differential PECL outputs as well as a choice between either a differential PECL clock input or a TTL clock input. The asynchronous master reset control is a PECL level i.

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts