Datasheet4U Logo Datasheet4U.com

F801FA60 - DSP56F801FA60

Description

Eleven multiplexed General Purpose I/O (GPIO) pins Computer-Operating Properly (COP) watchdog timer One dedicated external interrupt pin External reset pin for hardware reset Emulation (OnCE™) for unobtrusive, processor speed-independent

Features

  • www. datasheet4u. com 1.1.1.
  • Digital Signal Processing Core Efficient 16-bit 56800 family hybrid controller engine with dual Harvard architecture As many as 40 Million Instructions Per Second (MIPS) at 80MHz core frequency Single-cycle 16 × 16-bit parallel Multiplier-Accumulator (MAC) Two 36-bit accumulators including extension bits 16-bit bidirectional barr.

📥 Download Datasheet

Datasheet preview – F801FA60

Datasheet Details

Part number F801FA60
Manufacturer Motorola
File Size 898.05 KB
Description DSP56F801FA60
Datasheet download datasheet F801FA60 Datasheet
Additional preview pages of the F801FA60 datasheet.
Other Datasheets by Motorola

Full PDF Text Transcription

Click to expand full text
Freescale Semiconductor, Inc. DSP56F801/D Rev. 13.0, 02/2004 56F801 www.datasheet4u.
Published: |