Datasheet4U Logo Datasheet4U.com

M2S28D40ATP, M2S Datasheet - Mitsubishi

M2S28D40ATP 128M Double Data Rate Synchronous DRAM

M2S28D20ATP is a 4-bank x 8388608-word x 4-bit, M2S28D30ATP is a 4-bank x 4194304-word x 8-bit, M2S28D40ATP is a 4-bank x 2097152-word x 16-bit, double data rate synchronous DRAM, with SSTL_2 interface. All control and address signals are referenced to the rising edge of CLK. Input data is registere.

M2S28D40ATP Features

* - Vdd=Vddq=2.5V+0.2V - Double data rate architecture; two data transfers per clock cycle - Bidirectional, data strobe (DQS) is transmitted/received with data - Differential clock inputs (CLK and /CLK) - DLL aligns DQ and DQS transitions with CLK transitions edges of DQS - Commands entered on each po

M2S-28D.pdf

This datasheet PDF includes multiple part numbers: M2S28D40ATP, M2S. Please refer to the document for exact specifications by model.
M2S28D40ATP Datasheet Preview Page 2 M2S28D40ATP Datasheet Preview Page 3

Datasheet Details

Part number:

M2S28D40ATP, M2S

Manufacturer:

Mitsubishi

File Size:

1.19 MB

Description:

128m double data rate synchronous dram.

Note:

This datasheet PDF includes multiple part numbers: M2S28D40ATP, M2S.
Please refer to the document for exact specifications by model.

📁 Related Datasheet

M2S28D40ATP-10 128M Double Data Rate Synchronous DRAM (Mitsubishi)

M2S28D40ATP-75 128M Double Data Rate Synchronous DRAM (Mitsubishi)

M2S28D20ATP 128M Double Data Rate Synchronous DRAM (Mitsubishi)

M2S28D20ATP-10 128M Double Data Rate Synchronous DRAM (Mitsubishi)

M2S28D20ATP-75 128M Double Data Rate Synchronous DRAM (Mitsubishi)

M2S28D30ATP 128M Double Data Rate Synchronous DRAM (Mitsubishi)

M2S28D30ATP-10 128M Double Data Rate Synchronous DRAM (Mitsubishi)

M2S28D30ATP-75 128M Double Data Rate Synchronous DRAM (Mitsubishi)

TAGS

M2S28D40ATP M2S 128M Double Data Rate Synchronous DRAM Mitsubishi

M2S28D40ATP Distributor