Datasheet4U Logo Datasheet4U.com

PDSP16488C0 - Single Chip 2D Convolver with Integral Line Delays

Description

Pixel data input to the first line delay (most significant byte in 16-bit mode).

Pixel data input to the second group of line delays.

(least significant byte in 16-bit mode).

Features

  • s The PDSP16488A is a replacement for the PDSP16488 (see Note below) s 8 or 16-bit Pixels with rates up to 40 MHz s Window Sizes up to 838 with a Single Device s Eight Internal Line Delays s Supports Interlace and Frame-to-Frame Operations s Coefficients Supplied from an EPROM or Remote Host s Expandable in both X and Y for Larger Windows s Gain Control and Pixel Output Manipulation s 84-pin PGA or 132-pin QFP Package Options Note: PDSP16488A devices are not guaranteed to cascade with PDSP16488.

📥 Download Datasheet

Datasheet Details

Part number PDSP16488C0
Manufacturer Mitel Networks Corporation
File Size 412.58 KB
Description Single Chip 2D Convolver with Integral Line Delays
Datasheet download datasheet PDSP16488C0 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
PDSP16488A Single Chip 2D Convolver Zarlink Semiconductor
PDSP16488AMA Single Chip 2D Convolver Zarlink Semiconductor
PDSP1601 ALU and Barrel Shifter Zarlink Semiconductor
PDSP1601A ALU and Barrel Shifter Zarlink Semiconductor
PDSP16112 16 X 12 BIT COMPLEX MULTIPLIER Zarlink Semiconductor

Other Datasheets by Mitel Networks Corporation

Part Number Description
PDSP16488A Single Chip 2D Convolver with Integral Line Delays
PDSP16488A0 Single Chip 2D Convolver with Integral Line Delays
PDSP16488AC Single Chip 2D Convolver with Integral Line Delays
PDSP16488AMA Single Chip 2D Convolver with Integral Line Delays
PDSP16488AMAACBR Single Chip 2D Convolver with Integral Line Delays

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
PDSP16488A Single Chip 2D Convolver with Integral Line Delays Advance Information Supersedes version in 1996 Media IC Handbook, HB4599-1.0 and the PDSP16488A MA data sheet, DS3742 DS3713 - 6.4 December 1997 The PDSP16488A is a fully integrated, application specific, image processing device. It performs a two dimensional convolution between the pixels within a video window and a set of stored coefficients. An internal multiplier accumulator array can be multi-cycled at double or quadruple the pixel clock rate. This then gives the window size options listed in Table 1. An internal 32kbit RAM can be configured to provide either four or eight line delays. The length of each delay can be programmed to the users requirement, up to a maximum of 1024 pixels per line.
Published: |