Integrated Gain, Doubler and Driver Stages Self-biased Architecture +21.0 dBm Output Power 35.0 dBc Fundamental Suppression RoHS Compliant 100% On-Wafer RF, DC and Output Power Testing
General Descri.
This website uses cookies or similar technologies, to enhance your browsing experience and provide personalized recommendations. By continuing to use our website, you agree to our Privacy Policy
Avg. rating / M
:
3
