MT48LC32M4A2 Datasheet PDF (8 Meg x 4 x 4 Banks SDR SDRAM) | Download Micron Technology MT48LC32M4A2

MT48LC32M4A2 - 8 Meg x 4 x 4 Banks SDR SDRAM

Features

Features.
PC100- and PC133-compliant.
Fully synchronous; all signals registered on positive edge of system clock.
Internal, pipelined operation; column address can be changed every clock cycle.
Internal banks for hiding row access/precharge.
Programmable burst lengths (BL): 1, 2, 4, 8, or full page.
Auto precharge, includes concurrent auto precharge and auto refresh modes.
Self refresh modes: Standard and low power (not available o.

Datasheet Details

Part number	MT48LC32M4A2
Manufacturer	Micron Technology
File Size	3.64 MB
Description	8 Meg x 4 x 4 Banks SDR SDRAM
Datasheet	MT48LC32M4A2 Datasheet

📁 Similar Datasheet

MT48LC1M16A1 - SYNCHRONOUS DRAM (Micron)

MT48LC2M32B2 - SDR SDRAM (MICRON)

MT48LC2M8A - SYNCHRONOUS DRAM (MICRON)

MT4832 - 30V 10A Dual N-Channel MOSFET (MT Semiconductor)

MT4067-P - 256K x 1 DRAM (Micron)

MT40A1G16 - 1.2V DDR4 SDRAM (Micron)

MT40A1G4 - DDR4 SDRAM (Micron)

MT40A1G8 - DDR4 SDRAM (Micron)

MT40A256M16 - Automotive DDR4 SDRAM (Micron)

MT40A2G4 - DDR4 SDRAM (Micron)

Full PDF Text Transcription

Click to expand full text

SDR SDRAM MT48LC32M4A2 – 8 Meg x 4 x 4 Banks MT48LC16M8A2 – 4 Meg x 8 x 4 Banks MT48LC8M16A2 – 2 Meg x 16 x 4 Banks 128Mb: x4, x8, x16 SDRAM Features Features • PC100- and PC133-compliant • Fully synchronous; all signals registered on positive edge of system clock • Internal, pipelined operation; column address can be changed every clock cycle • Internal banks for hiding row access/precharge • Programmable burst lengths (BL): 1, 2, 4, 8, or full page • Auto precharge, includes concurrent auto precharge and auto refresh modes • Self refresh modes: Standard and low power (not available on AT devices) • Auto Refresh – 64ms, 4096-cycle refresh (commercial and industrial) – 16ms, 4096-cycle refresh (automotive) • LVTTL-compatible inputs and outputs • Single 3.3V ±0.

Published: Nov 28, 2017 |