Datasheet4U Logo Datasheet4U.com

MT16VDDF12864H - SMALL-OUTLINE DDR SDRAM DIMM

General Description

SYMBOL WE#, CAS#,RAS# CK0, CK0# CK1, CK1# TYPE Input Input DESCRIPTION Command Inputs: RAS#, CAS#, and WE# (along with S#) define the command being entered.

Clock: CK, CK# are differential clock inputs.

Key Features

  • 200-pin, small-outline, dual in-line memory module (SODIMM).
  • Fast data transfer rates: PC1600, PC2100, and PC2700 www. DataSheet4U. com.
  • Utilizes 200 MT/s, 266 MT/s, or 333 MT/s DDR SDRAM components.
  • 512MB (64 Meg x 64), 1GB (128 Meg x 64).
  • VDD = VDDQ = +2.5V.
  • VDDSPD = +2.3V to +3.6V.
  • 2.5V I/O (SSTL_2 compatible).
  • Commands entered on each positive CK edge.
  • DQS edge-aligned with data for READs; centeraligned with data.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MT16VDDT12864A 1GB DDR SDRAM UNBUFFERED DIMM Micron
MT16VDDT25664A 2GB DDR SDRAM UNBUFFERED DIMM Micron
MT16VDDT3264A 256MB DDR SDRAM UNBUFFERED DIMM Micron
MT16VDDT6464A 512MB DDR SDRAM UNBUFFERED DIMM Micron
MT1610A MODEM Transformer Sumida Corporation

Other Datasheets by Micron Technology

Part Number Description
MT16VDDF6464H SMALL-OUTLINE DDR SDRAM DIMM
MT16D132 1 MEG x 32 DRAM MODULES
MT16D232 2Meg x 32 DRAM
MT16D232 DRAM Module
MT16D232x 1 Meg / 2 Meg x 32 DRAM Module

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
512MB, 1GB (x64) 200-PIN DDR SODIMM SMALL-OUTLINE DDR SDRAM DIMM Features • 200-pin, small-outline, dual in-line memory module (SODIMM) • Fast data transfer rates: PC1600, PC2100, and PC2700 www.DataSheet4U.com • Utilizes 200 MT/s, 266 MT/s, or 333 MT/s DDR SDRAM components • 512MB (64 Meg x 64), 1GB (128 Meg x 64) • VDD = VDDQ = +2.5V • VDDSPD = +2.3V to +3.6V • 2.5V I/O (SSTL_2 compatible) • Commands entered on each positive CK edge • DQS edge-aligned with data for READs; centeraligned with data for WRITEs • Internal, pipelined double data rate (DDR) architecture; two data accesses per clock cycle • Bidirectional data strobe (DQS) transmitted/ received with data—i.e.