PIC18F6721
Key Features
- C piler optimized architecture
- Optional extended instruction set designed to optimize re-entrant code
- 100,000 erase/write cycle Enhanced Flash program memory typical
- 1,000,000 erase/write cycle Data EEPROM memory typical
- Flash/Data EEPROM Retention: 100 years typical
- Self-programmable under software control
- Priority levels for interrupts
- 8 X 8 Single Cycle Hardware Multiplier
- Extended Watchdog Timer (WDT)
- Programmable period from 4 ms to 131s
