Datasheet4U Logo Datasheet4U.com

dsPIC33EP128GS806 - 16-Bit Digital Signal Controllers

Download the dsPIC33EP128GS806 datasheet PDF. This datasheet also covers the dsPIC33EP128GS702 variant, as both devices belong to the same 16-bit digital signal controllers family and are provided as variant models within a single manufacturer datasheet.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (dsPIC33EP128GS702-Microchip.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
dsPIC33F (dsPIC24H / dsPIC33F) Flash Programming Specification Microchip Technology
DSPIC33FJ06GS001 16-Bit Microcontrollers and Digital Signal Controllers Microchip Technology
DSPIC33FJ06GS001A 16-Bit Microcontrollers and Digital Signal Controllers Microchip Technology
DSPIC33FJ06GS101 16-bit Digital Signal Controllers Microchip Technology
DSPIC33FJ06GS102A 16-Bit Microcontrollers and Digital Signal Controllers Microchip Technology

Other Datasheets by Microchip

Part Number Description
dsPIC33EP128GS804 16-Bit Digital Signal Controllers
dsPIC33EP128GS805 16-Bit Digital Signal Controllers
dsPIC33EP128GS808 16-Bit Digital Signal Controllers
dsPIC33EP128GS702 16-Bit Digital Signal Controllers
dsPIC33EP128GS704 16-Bit Digital Signal Controllers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
dsPIC33EPXXXGS70X/80X FAMILY 16-Bit Digital Signal Controllers for Digital Power Applications with Interconnected High-Speed PWM, ADC, PGA and Comparators Operating Conditions • 3.0V to 3.6V, -40°C to +85°C, DC to 70 MIPS • 3.0V to 3.6V, -40°C to +125°C, DC to 60 MIPS Flash Architecture • Dual Partition Flash Program Memory with Live Update: - Supports programming while operating - Supports partition soft swap Core: 16-Bit dsPIC33E CPU • Code-Efficient (C and Assembly) Architecture • Two 40-Bit Wide Accumulators • Single-Cycle (MAC/MPY) with Dual Data Fetch • Single-Cycle Mixed-Sign MUL plus Hardware Divide • 32-Bit Multiply Support • Four Additional Working Register Sets (reduces context switching) Clock Management • ±0.