Download PIC24HJ128GP506A Datasheet PDF
PIC24HJ128GP506A page 2
Page 2
PIC24HJ128GP506A page 3
Page 3

PIC24HJ128GP506A Description

16-bit PIC24H CPU Code-efficient (C and Assembly) architecture Single-cycle mixed-sign MUL plus hardware divide Clock Management ±2% internal oscillator Programmable PLLs and oscillator clock sources Fail-Safe Clock Monitor (FSCM) Independent Watchdog Timer (WDT) Fast wake-up and start-up Power Management Low-power management modes (Sleep, Idle, Doze) Integrated Power-on Reset and Brown-out Reset 1.35 mA/MHz dynamic...

PIC24HJ128GP506A Key Features

  • Two ADC modules
  • Configurable as 10-bit, 1.1 Msps with four S&H or 12-bit, 500 ksps with one S&H
  • 18 analog inputs on 64-pin devices and up to 32 analog inputs on 100-pin devices
  • Flexible and independent ADC trigg