SY89876L - ANY DIFFERENTIAL IN-TO-LVDS PROGRAMMABLE CLOCK DIVIDER AND 1:2 FANOUT BUFFER W/ INTERNAL TERMINATION

Micrel Semiconductor

General Description

Integrated programmable clock divider and 1:2 This low-skew, low-jitter device is capable of accepting a fanout buffer high-speed (e.g., 622MHz or higher) CML, LVPECL, LVDS or HSTL clock input signal and dividing down the frequency Guaranteed AC performance over temperature and using a

📥 Download Datasheet

SY89876L any differential in-to-lvds programmable clock divider and 1:2 fanout buffer w/ internal termination by Micrel Semiconductor - Datasheet Preview

Datasheet Details

Part number	SY89876L
Manufacturer	Micrel Semiconductor
File Size	138.30 KB
Description	ANY DIFFERENTIAL IN-TO-LVDS PROGRAMMABLE CLOCK DIVIDER AND 1:2 FANOUT BUFFER W/ INTERNAL TERMINATION
Datasheet	SY89876L Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
SY89874U	Programmable Clock Divider/Fanout Buffer	Microchip
SY89206V	DIFFERENTIAL PECL/ECL RECEIVER/BUFFER	MICREL
SY89216V	DIFFERENTIAL PECL/ECL RECEIVER/BUFFER	MICREL
SY89230U	Clock Divider	Micrel
SY89231U	Clock Divider	Micrel

Other Datasheets by Micrel Semiconductor

Part Number	Description
SY89871U	2.5GHz Any Diff. In-To-LVPECL Programmable Clock Divider/Fanout Buffer
SY89872U	IN-TO-LVDS PROGRAMMABLE CLOCK DIVIDER/FANOUT BUFFER
SY89873L	IN-TO-LVDS PROGRAMMABLE CLOCK DIVIDER FANOUT BUFFER W/ INTERNAL TERMINATION
SY89874AU	2.5GHz Any-In to LVPECL Programmable Clock Divider/Fanout Buffer
SY89874U	Programmable Clock Divider/Fanout Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

Micrel, Inc. 3.3V, 2.0GHz ANY DIFFERENTIAL IN-TO-LVDS ® SY89876L Precision Edge PROGRAMMABLE CLOCK DIVIDER AND SY89876L 1:2 FANOUT BUFFER W/ INTERNAL TERMINATION Precision Edge® FEATURES DESCRIPTION ■ Integrated programmable clock divider and 1:2 This low-skew, low-jitter device is capable of accepting a fanout buffer high-speed (e.g., 622MHz or higher) CML, LVPECL, LVDS or HSTL clock input signal and dividing down the frequency ■ Guaranteed AC performance over temperature and using a programmable divider ratio to create a lower speed voltage: version of the input clock. Available divider ratios are 2, 4, 8 • >2.0GHz fMAX and 16, or straight pass-through.