Datasheet4U Logo Datasheet4U.com

PL685-88 - 19MHz to 800MHz Low Phase-Noise XO

Description

The PL685 is a Dual LC core monolithic IC clock, capable of maintaining sub-1ps RMS phase jitter, while covering a wide frequency output range up to 800MHz, without the use of external components.

Features

  • or use as critical components in life support devices or systems without the express written approval of the President of Micrel Inc. Micrel Inc.
  • 2180 Fortune Dri.

📥 Download Datasheet

Datasheet preview – PL685-88

Datasheet Details

Part number PL685-88
Manufacturer Micrel
File Size 327.41 KB
Description 19MHz to 800MHz Low Phase-Noise XO
Datasheet download datasheet PL685-88 Datasheet
Additional preview pages of the PL685-88 datasheet.
Other Datasheets by Micrel

Full PDF Text Transcription

Click to expand full text
(Preliminary) PL685-88 FE AT UR E S 19MHz to 800MHz Low Phase-Noise XO PAD CONFIGURATION  < 0.5ps RMS phase jitter (12kHz to 20MHz) at 622.08MHz  30ps max peak to peak period jitter  8bit Switch Capacitor for ±50PPM crystal CLoad tuning о Load Capacitance Tuning Range: 8pF to 12pF  Ultra Low-Power Consumption о < 90 mA @622MHz PECL output о <10A at Power Down (PDB) Mode  Input Frequency: о Fundamental Crystal: 19MHz to 40MHz  Output Frequency: о 19MHz to 800MHz output.  Output types: LVPECL.  Programmable OE input polarity selection.  Power Supply: 3.
Published: |