Datasheet4U Logo Datasheet4U.com

MAX9425 - (MAX9424 - MAX9427) Lowest Jitter Quad PECL-to-ECL Differential Translators

Download the MAX9425 datasheet PDF. This datasheet also covers the MAX9424 variant, as both devices belong to the same (max9424 - max9427) lowest jitter quad pecl-to-ecl differential translators family and are provided as variant models within a single manufacturer datasheet.

Description

The MAX9424

MAX9427 high-speed, low-skew quad PECL-to-ECL translators are designed for high-speed data and clock driver applications.

These devices feature an ultra-low 0.24ps(RMS) random jitter and channel-tochannel skew is less than 90ps in asynchronous mode.

Features

  • MAX9424.
  • MAX9427 Ordering Information INPUT OUTPUT (IN_, (OUT_, OUT_) IN_) MAX9424EHJ -40°C to +85°C 32 TQFP Open Open MAX9424EGJ.
  • -40°C to +85°C 32 QFN Open Open MAX9425EHJ -40°C to +85°C 32 TQFP Open 50Ω MAX9425EGJ.
  • -40°C to +85°C 32 QFN Open 50Ω MAX9426EHJ -40°C to +85°C 32 TQFP 100Ω Open MAX9426EGJ.
  • -40°C to +85°C 32 QFN 100Ω Open MAX9427EHJ -40°C to +85°C 32 TQFP 100Ω 50Ω MAX9427EGJ.
  • -40°C to +85°C 32 QFN 100Ω 50Ω.
  • Future product.
  • contact factory for avai.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (MAX9424_MaximIntegratedProducts.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
MAX942 Single-Supply Comparators Maxim
MAX941 Single-Supply Comparators Maxim
MAX944 Single-Supply Comparators Maxim
MAX9450 High-Precision Clock Generators Microsemi
MAX9451 High-Precision Clock Generators Microsemi

Other Datasheets by Maxim Integrated (Analog Devices)

Part Number Description
MAX9420 (MAX9420 - MAX9423) Quad Differential LVECL-to-LVPECL Translators
MAX9421 (MAX9420 - MAX9423) Quad Differential LVECL-to-LVPECL Translators
MAX9422 (MAX9420 - MAX9423) Quad Differential LVECL-to-LVPECL Translators
MAX9423 (MAX9420 - MAX9423) Quad Differential LVECL-to-LVPECL Translators
MAX9424 (MAX9424 - MAX9427) Lowest Jitter Quad PECL-to-ECL Differential Translators

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com 19-2390; Rev 0; 4/02 Lowest Jitter Quad PECL-to-ECL Differential Translators General Description The MAX9424–MAX9427 high-speed, low-skew quad PECL-to-ECL translators are designed for high-speed data and clock driver applications. These devices feature an ultra-low 0.24ps(RMS) random jitter and channel-tochannel skew is less than 90ps in asynchronous mode. The four channels can be operated synchronously with an external clock, or in asynchronous mode determined by the state of the SEL input. An enable input provides the ability to force all the outputs to a differential low state. The parts differ from one another by their input and output termination options. The input options are an open input or an internal differential 100Ω termination.
Published: |