Datasheet4U Logo Datasheet4U.com

MAX9310A - 1:5 Clock Driver

Description

The MAX9310A is a fast, low-skew 1:5 differential driver with selectable LVPECL inputs and LVDS outputs, designed for clock distribution applications.

Features

  • an ultra-low propagation delay of 340ps with 48mA of supply current. The MAX9310A operates from a 3V to 3.6V power supply for use in 3.3V systems. A 2:1 input multiplexer is used to select one of two differential inputs. The input selection is controlled through the CLKSEL pin. This device features a synchronous enable function. The MAX9310A LVPECL inputs can be driven by either a differential or single-ended signal. A VBB reference voltage output is provided for use with single-ended inputs. Th.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MAX931 Ultra Low-Power / Low-Cost Comparators Maxim
MAX9316 1:5 Differential LVPECL/LVECL/HSTL Clock and Data Driver Maxim
MAX9316A 1:5 Differential LVPECL/LVECL/ HSTL Clock and Data Driver Maxim
MAX9317 Dual 1:5 Differential Clock Drivers Maxim
MAX932 Ultra Low-Power / Low-Cost Comparators Maxim

Other Datasheets by Maxim Integrated (Analog Devices)

Part Number Description
MAX9311 (MAX9311 / MAX9313) 1:10 Differential LVPECL/LVECL/HSTL Clock and Data Drivers
MAX9312 (MAX9312 / MAX9314) Dual 1:5 Differential LVPECL/LVECL/HSTL Clock and Data Drivers
MAX9313 (MAX9311 / MAX9313) 1:10 Differential LVPECL/LVECL/HSTL Clock and Data Drivers
MAX9314 (MAX9312 / MAX9314) Dual 1:5 Differential LVPECL/LVECL/HSTL Clock and Data Drivers
MAX9315 1:5 Differential LVPECL/LVECL/HSTL Clock and Data Driver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
19-2542; Rev 0; 7/02 1:5 Clock Driver with Selectable LVPECL Inputs/Single-Ended Inputs and LVDS Outputs General Description The MAX9310A is a fast, low-skew 1:5 differential driver with selectable LVPECL inputs and LVDS outputs, designed for clock distribution applications. This device features an ultra-low propagation delay of 340ps with 48mA of supply current. The MAX9310A operates from a 3V to 3.6V power supply for use in 3.3V systems. A 2:1 input multiplexer is used to select one of two differential inputs. The input selection is controlled through the CLKSEL pin. This device features a synchronous enable function. The MAX9310A LVPECL inputs can be driven by either a differential or single-ended signal. A VBB reference voltage output is provided for use with single-ended inputs.
Published: |