Datasheet4U Logo Datasheet4U.com

MAX3639 - Programmable Clock Generator

General Description

The MAX3639 is a highly flexible, precision phaselocked loop (PLL) clock generator optimized for the next generation of network equipment that demands low-jitter clock generation and distribution for robust high-speed data transmission.

Key Features

  • subpicosecond jitter generation, excellent power-supply noise rejection, and pin-programmable LVDS/LVPECL output interfaces. The MAX3639 provides nine differential outputs and one LVCMOS output, divided into three banks. The frequency and output interface of each output bank can be individually programmed, making this device an ideal replacement for multiple crystal oscillators and clock distribution ICs on a system board, saving cost and space. This 3.3V IC is available in a 7mm x 7mm, 48-pin T.

📥 Download Datasheet

Full PDF Text Transcription for MAX3639 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for MAX3639. For precise diagrams, and layout, please refer to the original PDF.

19-4911; Rev 0; 10/09 www.DataSheet4U.com Low-Jitter, Wide Frequency Range, Programmable Clock Generator with 10 Outputs General Description The MAX3639 is a highly flexi...

View more extracted text
ator with 10 Outputs General Description The MAX3639 is a highly flexible, precision phaselocked loop (PLL) clock generator optimized for the next generation of network equipment that demands low-jitter clock generation and distribution for robust high-speed data transmission. The device features subpicosecond jitter generation, excellent power-supply noise rejection, and pin-programmable LVDS/LVPECL output interfaces. The MAX3639 provides nine differential outputs and one LVCMOS output, divided into three banks.