Datasheet4U Logo Datasheet4U.com

MAX9383 - ECL/PECL Phase-Frequency Detectors

Download the MAX9383 datasheet PDF. This datasheet also covers the MAX9382 variant, as both devices belong to the same ecl/pecl phase-frequency detectors family and are provided as variant models within a single manufacturer datasheet.

General Description

The MAX9382/MAX9383 are high-speed PECL/ECL phase-frequency detectors designed for use in highbandwidth phase-locked loop (PLL) applications.

The devices compare a single-ended reference (R) and a VCO (V) input and produce pulse streams on differential up (U) and down (D) outputs.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (MAX9382_MaximIntegratedProducts.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
MAX9382 ECL/PECL Phase-Frequency Detectors Maxim
MAX931 Ultra Low-Power / Low-Cost Comparators Maxim
MAX9310A 1:5 Clock Driver Maxim Integrated Products
MAX9311 (MAX9311 / MAX9313) 1:10 Differential LVPECL/LVECL/HSTL Clock and Data Drivers Maxim Integrated Products
MAX9312 (MAX9312 / MAX9314) Dual 1:5 Differential LVPECL/LVECL/HSTL Clock and Data Drivers Maxim Integrated Products

Other Datasheets by Maxim Integrated (Analog Devices)

Part Number Description
MAX9386 Differential 5:1 or 4:1 ECL/PECL Multiplexers
MAX9387 Differential 5:1 or 4:1 ECL/PECL Multiplexers
MAX9388 Differential 5:1 or 4:1 ECL/PECL Multiplexers
MAX9321A Differential LVPECL/LVECL/HSTL Receiver/Drivers
MAX9361 LVTTL/TTL/CMOS-to-Differential LVECL/ ECL Translators

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
19-2234; Rev 1; 11/02 ECL/PECL Phase-Frequency Detectors MAX9382/MAX9383 General Description The MAX9382/MAX9383 are high-speed PECL/ECL phase-frequency detectors designed for use in highbandwidth phase-locked loop (PLL) applications. The devices compare a single-ended reference (R) and a VCO (V) input and produce pulse streams on differential up (U) and down (D) outputs. When integrated, the difference of the output pulse streams provides a control voltage proportional to input phase or frequency difference. Guaranteed minimum short pulse duration completely eliminates minimum phase difference requirements during the lock condition, maximizing loop jitter performance.