Datasheet4U Logo Datasheet4U.com

MAX3885 - +3.3V / 2.488Gbps / SDH/SONET 1:16 Deserializer

Description

The MAX3885 deserializer is ideal for converting 2.488Gbps serial data to 16-bit wide, 155Mbps parallel data in SDH/SONET applications.

Features

  • o Single +3.3V Supply o 2.488Gbps Serial to 155Mbps Parallel Conversion o 660mW Operating Power o LVDS Data Outputs and Synchronization Inputs o Self-Biasing PECL Inputs Ease AC Coupling o Synchronization Inputs for Data Realignment and Reframing General.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MAX38800 Step-Down Switching Regulator Maxim Integrated
MAX38801 Step-Down Switching Regulator Maxim Integrated
MAX3881 SDH/SONET 1:16 Deserializer Maxim Integrated Products
MAX3882 2.488Gbps/2.67Gbps 1:4 Demultiplexer Maxim Integrated Products
MAX3882A 2.488Gbps 1:4 Demultiplexer Maxim Integrated Products

Other Datasheets by Maxim Integrated (Analog Devices)

Part Number Description
MAX388 High-Voltage / Fault-Protected Analog Multiplexers
MAX3880 +3.3V / 2.488Gbps / SDH/SONET 1:16 Deserializer
MAX3800 3.2Gbps Adaptive Equalizer and Cable Driver
MAX3802 3.2Gbps Quad Adaptive Cable Equalizer
MAX3803 DC-Coupled / UCSP 3.125Gbps Equalizer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
19-4767; Rev 2; 1/99 L MANUA ION KIT HEET T A U L EVA TA S WS DA FOLLO +3.3V, 2.488Gbps, SDH/SONET 1:16 Deserializer with LVDS Outputs Features o Single +3.3V Supply o 2.488Gbps Serial to 155Mbps Parallel Conversion o 660mW Operating Power o LVDS Data Outputs and Synchronization Inputs o Self-Biasing PECL Inputs Ease AC Coupling o Synchronization Inputs for Data Realignment and Reframing General Description The MAX3885 deserializer is ideal for converting 2.488Gbps serial data to 16-bit wide, 155Mbps parallel data in SDH/SONET applications. Operating from a single +3.3V supply, this device accepts PECL serial clock and data inputs, and delivers low-voltage differential-signal (LVDS) clock and data outputs for interfacing with high-speed digital circuitry.
Published: |