q Efficiency of C-based ROM code: Assembler rate 1 or less q High-speed instruction processing: 63 ns (32 MHz) q Linear address space: 1 MB q Identical architecture for 32- and 16-bit microcomputers q Option functions Hardware task switching (Max. 4 task) 16-bit multiplication ROM collection s Appli.