Integrated Gain, Doubler and Driver Stages Self-biased Architecture +21.0 dBm Output Saturated Power 40.0 dBc Fundamental Suppression On-Chip ESD Protection 100% On-Wafer RF, DC & Output P.