Datasheet4U Logo Datasheet4U.com

LTC1553L - 5-Bit Programmable Synchronous Switching Regulator Controller

Description

The LTC®1553L is a high power, high efficiency switching regulator controller optimized for a 5V input to 1.8V-3.5V output applications.

Features

  • s s.

📥 Download Datasheet

Datasheet preview – LTC1553L

📁 Similar Datasheet

  • LTC1555L - SIM Power Supply and Level Translator (Linear)
  • LTC1563-2 - 4th Order Lowpass Filter (Linear)
  • LTC1563-3 - 4th Order Lowpass Filter (Linear)
  • LTC1564 - 10kHz to 150kHz Digitally Controlled Antialiasing Filter and 4-Bit P.G.A (Linear)
  • LTC1588 - 12-/14-/16-Bit SoftSpan DACs (Linear)
  • LTC1589 - 12-/14-/16-Bit SoftSpan DACs (Linear)
  • LTC1592 - 12-/14-/16-Bit SoftSpan DACs (Linear)
  • LTC1000-S - Current Transducer (LEM)
  • LTC1000-SF - Current Transducer (LEM)
  • LTC1000-SFC - Current Transducer (LEM)
Other Datasheets by Linear Technology
  • LTC1553 - 5-Bit Programmable Synchronous Switching Regulator Controller
  • LTC1550 - Low Noise/ Switched Capacitor Regulated Voltage Inverters
  • LTC1550L - Low Noise/ Switched Capacitor Regulated Voltage Inverters
  • LTC1551 - Low Noise/ Switched Capacitor Regulated Voltage Inverters
  • LTC1551L - Low Noise/ Switched Capacitor Regulated Voltage Inverters
  • LTC1555 - SIM Power Supply and Level Translator
  • LTC1556 - SIM Power Supply and Level Translator
  • LTC1558-3.3 - Backup Battery Controller

Full PDF Text Transcription

Click to expand full text
LTC1553L 5-Bit Programmable Synchronous Switching Regulator Controller for Pentium® II Processor FEATURES s s DESCRIPTION The LTC®1553L is a high power, high efficiency switching regulator controller optimized for a 5V input to 1.8V-3.5V output applications. It features a digitally programmable output voltage, a precision internal reference and an internal feedback system that provides output accuracy of ± 1.5% at room temperature and typically ± 2% over-temperature, load current and line voltage shifts. The LTC1553L uses a synchronous switching architecture with two external N-channel output devices, providing high efficiency and eliminating the need for a high power, high cost P-channel device.
Published: |