Datasheet4U Logo Datasheet4U.com

ispPAC-POWR1014A - In-System Programmable Power Supply Supervisor / Reset Generator and Sequencing Controller

Download the ispPAC-POWR1014A datasheet PDF. This datasheet also covers the ispPAC-POWR1014 variant, as both devices belong to the same in-system programmable power supply supervisor / reset generator and sequencing controller family and are provided as variant models within a single manufacturer datasheet.

Description

Lattice’s Power Manager II ispPAC-POWR1014/A is a general-purpose power-supply monitor and sequence controller, incorporating both in-system programmable logic and in-system programmable analog functions implemented in non-volatile E2CMOS® technology.

Features

  • Monitor and Control Multiple Power Supplies.
  • Simultaneously monitors up to 10 power  supplies.
  • Provides up to 14 output control signals.
  • Programmable digital and analog circuitry.
  • Embedded PLD for Sequence Control.
  • 24-macrocell CPLD implements both state machines and combinatorial logic functions.
  • Embedded Programmable Timers.
  • Four independent timers.
  • 32µs to 2 second intervals for timing sequences.
  • Analog Input Monitori.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (ispPAC-POWR1014-LatticeSemiconductor.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number ispPAC-POWR1014A
Manufacturer Lattice Semiconductor
File Size 1.67 MB
Description In-System Programmable Power Supply Supervisor / Reset Generator and Sequencing Controller
Datasheet download datasheet ispPAC-POWR1014A Datasheet

Full PDF Text Transcription

Click to expand full text
ispPAC-® POWR1014/A In-System Programmable Power Supply Supervisor, Reset Generator and Sequencing Controller March 2015 Data Sheet DS1014 Features  Monitor and Control Multiple Power Supplies • Simultaneously monitors up to 10 power  supplies • Provides up to 14 output control signals • Programmable digital and analog circuitry  Embedded PLD for Sequence Control • 24-macrocell CPLD implements both state machines and combinatorial logic functions  Embedded Programmable Timers • Four independent timers • 32µs to 2 second intervals for timing sequences  Analog Input Monitoring • 10 independent analog monitor inputs • Two programmable threshold comparators per analog input • Hardware window comparison • 10-bit ADC for I2C monitoring (ispPAC- POWR1014A only)  High-Voltage FET Drivers
Published: |