ISPCLOCK5520 Datasheet PDF - Lattice Semiconductor In-System Programmable Zero-Delay Specs

ISPCLOCK5520 - In-System Programmable Zero-Delay

This page provides the datasheet information for the ISPCLOCK5520, a member of the ISPCLOCK5300S In-System Programmable Zero-Delay family.

Datasheet Summary

Description

The ispClock5300S is an in-system-programmable zero delay universal fan-out buffer for use in clock distribution applications.

The ispClock5312S, the ﬁrst member of the ispClock5300S family, provides up to 12 single-ended ultra low skew outputs.

Features

Four Operating Conﬁgurations.
Zero delay buffer Zero delay and non-zero delay buffer Dual non-zero delay buffer Non-zero delay buffer with output divider.
Up to +/- 5ns skew range.
Coarse and ﬁne adjustment modes.
Up to Three Clock Frequency Domains.
Flexible Clock Reference and External Feedback Inputs.
Programmable single-ended or differential input reference standards - LVTTL, LVCMOS, SSTL, HSTL, LVDS, LVPECL,.

Datasheet Details

Part number	ISPCLOCK5520
Manufacturer	Lattice Semiconductor
File Size	1.28 MB
Description	In-System Programmable Zero-Delay
Datasheet	ISPCLOCK5520 Datasheet
Additional preview pages of the ISPCLOCK5520 datasheet.

📁 Similar Datasheet

ISP0912 - Bluetooth Low Energy Module (Insight SiP)

ISP091201 - Bluetooth Low Energy Module (Insight SiP)

ISP1040B - Intelligent SCSI Processor (QLogic Corporation)

ISP1040B - SCSI I/O Processor (Qlogic)

ISP1040C - Intelligent SCSI Processor (QLogic Corporation)

ISP1102 - Advanced Universal Serial Bus transceiver (NXP)

ISP1102BS - Advanced Universal Serial Bus transceiver (NXP)

ISP1102W - Advanced Universal Serial Bus transceiver (NXP)

ISP1103 - Universal Serial Bus transceiver (NXP)

ISP1103D - Universal Serial Bus transceiver (NXP)

Full PDF Text Transcription

Click to expand full text

ispClock 5300S Family ™ In-System Programmable, Zero-Delay Universal Fan-Out Buffer, Single-Ended October 2007 Preliminary Data Sheet DS1010 Features ■ Four Operating Conﬁgurations • • • • Zero delay buffer Zero delay and non-zero delay buffer Dual non-zero delay buffer Non-zero delay buffer with output divider • Up to +/- 5ns skew range • Coarse and ﬁne adjustment modes ■ Up to Three Clock Frequency Domains ■ Flexible Clock Reference and External Feedback Inputs • Programmable single-ended or differential input reference standards - LVTTL, LVCMOS, SSTL, HSTL, LVDS, LVPECL, Differential HSTL, Differential SSTL • Clock A/B selection multiplexer • Programmable Feedback Standards - LVTTL, LVCMOS, SSTL, HSTL • Programmable termination ■ 8MHz to 267MHz Input/Output Operation ■ Low Output t

Published: Feb 11, 2010 |