Datasheet4U Logo Datasheet4U.com

HM3-6514-9 - 1024 x 4 CMOS RAM

Description

The HM-6514 is a 1024 x 4 static CMOS RAM fabricated using self-aligned silicon gate technology.

The device utilizes synchronous circuitry to achieve high performance and low power operation.

On-chip latches are provided for addresses allowing efficient interfacing with microprocessor systems.

Features

  • Low Power Standby.
  • . . . . 125µW Max.
  • Low Power Operation.
  • . . . 35mW/MHz Max.
  • Data Retention.
  • . . . at 2.0V Min.
  • TTL Compatible Input/Output.
  • Common Data Input/Output.
  • Three-State Output.
  • Standard JEDEC Pinout.
  • Fast Access Time.
  • . . . 120/200ns Max.
  • 18 Pin Package for High Density.
  • On-Chip Address Regist.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HM-6514 March 1997 1024 x 4 CMOS RAM Description The HM-6514 is a 1024 x 4 static CMOS RAM fabricated using self-aligned silicon gate technology. The device utilizes synchronous circuitry to achieve high performance and low power operation. On-chip latches are provided for addresses allowing efficient interfacing with microprocessor systems. The data output can be forced to a high impedance state for use in expanded memory arrays. Gated inputs allow lower operating current and also eliminate the need for pull up or pull down resistors. The HM-6514 is a fully static RAM and may be maintained in any state for an indefinite period of time. Data retention supply voltage and supply current are guaranteed over temperature. Features • Low Power Standby . . . . . . . . . . . . . . . . . . .
Published: |