Datasheet4U Logo Datasheet4U.com

CDP1882C - CMOS 6-Bit Latch and Decoder Memory Interfaces

Description

The CDP1881C, CDP1882 and CDP1882C are CMOS 6-bit memory latch and decoder circuits intended for use in CDP1800 series microprocessor systems.

Features

  • Performs Memory Address Latch and Decoder Functions Multiplexed or Non-Multiplexed.
  • Decodes Up to 16K Bytes of Memory.
  • Interfaces Directly with CDP1800-Series Microprocessors at Maximum Clock Frequency.
  • Can Replace CDP1866 and CDP1867 (Upward Speed and Function Capability) Ordering Information TEMP. RANGE (oC) -40 to +85 -40 to +85 -40 to +85 -40 to +85 PKG. NO. E20.3 E18.3 E18.3 D18.3.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CDP1882C CMOS 6-Bit Latch and Decoder Memory Interfaces GE
CDP1882 CMOS 6-Bit Latch and Decoder Memory Interfaces GE
CDP1881 CMOS 6-Bit Latch and Decoder Memory Interfaces GE
CDP1881C CMOS 6-Bit Latch and Decoder Memory Interfaces GE
CDP1883 CMOS 7-Bit Latch and Decoder Memory Interfaces GE

Other Datasheets by Intersil (Renesas)

Part Number Description
CDP1882 CMOS 6-Bit Latch and Decoder Memory Interfaces
CDP1881C CMOS 6-Bit Latch and Decoder Memory Interfaces
CDP1883 CMOS 7-Bit Latch and Decoder Memory Interfaces
CDP1883C CMOS 7-Bit Latch and Decoder Memory Interfaces
CDP1802A CMOS 8-Bit Microprocessors

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CDP1881C, CDP1882, CDP1882C March 1997 CMOS 6-Bit Latch and Decoder Memory Interfaces Description The CDP1881C, CDP1882 and CDP1882C are CMOS 6-bit memory latch and decoder circuits intended for use in CDP1800 series microprocessor systems. They can interface directly with the multiplexed address bus of this system at maximum clock frequency, and up to four 4K x 8-bit memories to provide a 16K byte memory system. With four 2K x 8-bit memories an 8K byte system can be decoded. The devices are also compatible with non-multiplexed address bus microprocessors. By connecting the clock input to VDD, the latches are in the data-following mode and the decoded outputs can be used in general purpose memorysystem applications.
Published: |