900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf




Intersil Electronic Components Datasheet

CDP1821C Datasheet

High-Reliability CMOS 1024-Word x 1-Bit Static RAM

No Preview Available !

CDP1821C/3
March 1997
High-Reliability CMOS
1024-Word x 1-Bit Static RAM
Features
Description
• Static CMOS Silicon-On-Sapphire Circuitry CD4000-
Series Compatible
• Compatible with CDP1800-Series Microprocessors at
Maximum Speed
• Fast Access Time. . . . . . . . . . . 100ns Typ. at VDD = 5V
• Single Voltage Supply
• No Precharge or External Clocks Required
• Low Quiescent and Operating Power
• Separate Data Inputs and Outputs
• High Noise Immunity . . . . . . . . . . . . . . . . . . 30% of VDD
• Memory Retention for Standby Battery Voltage Down
to 2V at +25oC
• Latch-Up-Free Transient-Radiation Tolerance
The CDP1821C/3 is a 1024-word x 1-bit CMOS silicon-on-sap-
phire (SOS), fully static, random-access memory designed for
use in CDP1800 microprocessor systems. This device has a
recommended operating voltage range of 4V to 6.5V.
The output state of the CDP1821C/3 is a function of the
input address and chip-select states only. Valid data will
appear at the output in one access time following the latest
address change to a selected chip. After valid data appears,
the address may be changed immediately. It is not neces-
sary to clock the chip-select input or any other input terminal
for fully static operation; therefore the chip-select input may
be used as an additional address input. When the device is
in an unselected state (CS = 1), the internal write circuitry
and output sense amplifier are disabled. This feature allows
the three-state data outputs from many arrays to be OR-tied
to a common bus for easy memory expansion.
Ordering Information
PACKAGE
SBDIP
TEMP. RANGE
-55oC to +125oC
PART
NUMBER PKG. NO.
CDP1821CD3 D16.3
Pinout
CDP1821C/3
(SBDIP)
TOP VIEW
CS 1
A0 2
A1 3
A2 4
A3 5
A4 6
DO 7
VSS 8
16 VDD
15 DI
14 RD/WR
13 A9
12 A8
11 A7
10 A6
9 A5
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999
6-5
File Number 2983.1


Intersil Electronic Components Datasheet

CDP1821C Datasheet

High-Reliability CMOS 1024-Word x 1-Bit Static RAM

No Preview Available !

Functional Block Diagram
CDP1821C/3
CS
R/W
A0
A3
DI
A5
A9
DI
ROW
BUFFERS
COL. 0
a0
COL. 31
ROW 0
1/16
ROW
a3 DECODER
16 x 32
CELL ARRAY
ROW 15
CS R/W A4
COLUMN BUFFERS
1/32
COLUMN DECODER
A4
CS R/W A4
COLUMN BUFFERS
A4
a0
1/16
ROW
DECODER
a3
16 x 32
CELL ARRAY
ROW 16
ROW 31
COL. 0
COL. 31
ROW
BUFFERS
VDD
DO
VSS
OPERATIONAL MODES
INPUTS
OUTPUT
MODE
READ/WRITE
R/W
CHIP-SELECT
CS
DATA OUTPUT DO
Standby
X 1 High Impedance
Write
0 0 High Impedance
Read
1 0 Contents of Addressed Call
X = Don’t Care Logic 1 = High Logic 0 = Low
6-6


Part Number CDP1821C
Description High-Reliability CMOS 1024-Word x 1-Bit Static RAM
Maker Intersil Corporation
PDF Download

CDP1821C Datasheet PDF






Similar Datasheet

1 CDP1821C High-Reliability CMOS 1024-Word x 1-Bit Static RAM
Intersil Corporation
2 CDP1821C3 High-Reliability CMOS 1024-Word x 1-Bit Static RAM
Intersil Corporation





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z



Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy